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Abstract
A novel high-performance rectangular gate U channel FET (RGUC FET) for extreme integrated distance between
source and drain contacts is proposed in this paper. The RGUC FET represents nearly ideal subthreshold characteristics
till the distance between source/drain (S/D) contacts reduced to 2 nm. Different from the other recessed or U-shaped
channel-based FETs, the gate contacts do not need to be formed in the recessed region but only in a layer of spacer
for the insulation between the two vertical parts on both sides of the U channel. Its structural advantages make it
possible to be applied to manufacture integrated circuits with higher integration for extreme integrated distance
between source and drain contacts. The electrical properties of the RGUC FET were scrupulously investigated
by studying the influence of design parameters including the horizontal distance between S/D contacts, the
extension height of S/D region, and the thickness and material of the gate oxide layer. The electrical properties
of the RGUC FET are verified by quantum simulation. Compared to the other non-planner channel multi-gate
FETs, the novel RGUC FET is suitable for higher integration.
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Introduction
As one of the most promising device used in nano-scale
integrated circuits (IC), the junctionless field-effect tran-
sistor (JL FET) which presents remarkable electrical
characteristics compared to conventional junction-based
metal oxide semiconductor (MOS) FETs, in addition to
its simplicity of fabrication, has been deeply studied in
recent years [1–4]. While increasing the gate voltage
forms the accumulation region in the channel, resulting
to greater on current [5], the introduction of the
multiple-gate (MG) FET strengthened the controllability
of the source-to-drain current from the gate voltage,
resulting to much better subthreshold properties of the
device. The junctionless multiple-gate (JL MG) FETs
also have been widely studied for years [6–8]. Although
the vertical channel gate-all-around MOSFET shows a
nearly ideal I-V performance with a radius only several
nanometers, the vertical channel of it makes the source
and drain contact could not be manufactured in the
same layer, which makes the layout of ICs incompatible
with the planner technology. Moreover, as the semicon-
ductor fabrication has been forced to scale down the
channel length to be less than 10 nm, the MG FETs face
the short-channel effect again [9–11]. In order to over-
come the short-channel effect, recessed channel MOS-
FETs become a hot topic in recent years [12–16]. The
modeling and simulation work of recessed channel
MOSFETs is also comprehensively carried out [17–20].
A recessed channel MOSFET has both planner vertical
channel parts under both source and drain contacts and
a horizontal planar channel part. It actually prolonged
the effective channel length compared to conventional
MOSFETs with only the horizontal planar channel. For
the device with the same distance between source and
drain contacts, it can be more immune to the
short-channel effect compared to conventional MOSFETs
with planar channel; however, the experimental data
shows that the subthreshold swing of MOSFETs with
recess channel can not realize an ideal subthreshold swing
with sub 100-nm effective channel length. That is because
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although the channel length is prolonged, the gate con-
trollability is not strengthened as MG FETs. It should be
noted that, it is better to define a new key geometrical
parameter related to the description of integration, instead
of the channel length. The distance between source and
drain contacts is more realistic and effective because the
final goal of the design of the nano-scale device is the
realization of the best performance in a limited given chip
area, and the actual device size is related to the channel
width and the distance between source and drain contacts.
In order to combine the advantages of both the MG FETs
and recessed channel MOSFETs, in our previous work, we
proposed saddle-shaped gate FETs with a U-shaped chan-
nel [21–23], which promotes the gate controllability to the
horizontal channel part of the recessed channel from a
planar single-gate type to a 3-D triple-gate type. After that,
we upgrade this 3-D triple-gate feature formed not only in
the horizontal channel part but also in both vertical chan-
nel parts. This device is named as H gate U channel FETs,
and the recessed channel is correspondingly upgraded to a
3-D U-shaped tube channel too [24]. As mentioned above,
the final goal of the design of the nano-scale device is the
realization of the best performance in a limited given chip
area through optimization. To realize an optimized
high-performance device, both gate structure and the
corresponding channel structure should be well consid-
ered and designed. Also the fabrication complexity should
be considered well. The devices mentioned above such as
a b
c d
Fig. 1 a 3D schematic view of the RGUC FET. b Profiles of the device cut through plane A of a. c Profiles of the device cut through plane B of a.
d Profiles of the device cut through plane C of a
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the recessed channel device, the previously proposed sad-
dle FETs, and HGUC FETs have a common ground, a
sandwich structure of gate oxide/gate/gate oxide should
be well formed in the small recessed region. This struc-
tural feature limits its further promotion of integration. It
seems that a good way to promote the integration is to
simplify the structural feature in the recessed region and
maintain the gate control ability to the vertical channel
part and horizontal channel part of the U-shaped channel
at the same time. In order to realize these device features
and functions, in this paper, we proposed a novel rect-
angular gate U channel FET (RGUC FET) for extreme in-
tegrated distance between source and drain contacts. It
has a U-shaped channel which can prolong the effect
channel length without increasing the distance between
source and drain contacts. Compared to the other
U-shaped channel FETs, the RGUC FET is with a simpler
inner structure in the recessed region of the U-shaped
channel; thereafter, it can realize simpler manufacture in
the inner part of the recessed region and smaller distance
between source and drain contacts (higher integration).
The proposed structure has better gate controllability and
smaller reverse leakage current accompanied with higher
ION/IOFF ratio. The distance between source contact and
drain contact can be scaled down to less than 2 nm. The
whole electric properties are analyzed by quantum
simulations.
Methods
Figure 1a presents the 3D schematic view of the RGUC
FET, and Fig. 1b to d are profiles of the device cut
through planes A, B, C, and D shown in Fig. 1a. W is
the body width of the silicon, tb is the body thickness of
the silicon, hin is the inner height of the spacer in the
recessed region, hex is the height of the extension
source/drain region, tox is the thickness of the gate oxide
around the silicon body, and tsp is the spacer thickness
of the insulator layer deposited in the recessed region of
the U-shaped channel which equals to the distance
between source contact and drain contact.
Since the silicon body thickness is less than 6 nm,
quantum simulations are introduced in this paper
instead of classical simulations to obtain more precise
simulation results. All simulations are performed using
the TCAD of SILVACO Atlas 3D device simulation,
using the concentration-dependent mobility model,
concentration-dependent Shockley-Read-Hall model,
Auger recombination model, bandgap narrowing model,
standard band-to-band tunneling model, and Bohm
quantum potential model [25]. The simulation parame-
ters are listed in Table 1. The two vertical body parts are
actually cubes with four sides, the top surfaces of which
are covered with the source or drain region and the bot-
tom surface are both connected to the horizontal body
part. The outer triple sides of the vertical body parts are
surrounded by the gate oxide and rectangular gate
contact, and the other inner side is connected to the
inner spacer in the recessed region. The four sides of the
horizontal body are all surrounded by the gate oxide and
the rectangular gate contact. It is conjecturable that the
rectangular gate has a strong field-effect control ability
to both the horizontal body and the two vertical parts
due to the structure features mentioned above. And, the
inner spacer actually prolonged the distance of the
shortest path between source and drain contacts in the
silicon which could eliminate the short channel effect
that can not be avoided for multi-gate devices with planar
channel features. Compared to other 3-D channel devices
[21–24], the proposed structure needs no gate formation
in the recessed region, which largely reduces the complex-
ity of the inner structure of the recessed region.
Results and Discussions
The Bohm quantum potential (BQP) model calculates a
position-dependent potential energy term using an auxil-
iary equation derived from the Bohm interpretation of
quantum mechanics. This model is derived from pure
physics and allows the model to approximate the quantum
behavior of different classes of devices as well as a range of
materials. The effects of quantum confinement on the
device performance, including I-V characteristics, will then
be calculated to a good approximation. Previous studies
show that the gate leakage current is negligible for cases of
oxide thickness larger than 0.5 nm [7, 26].
Figure 2a shows the comparisons of the drain-source
current gate-source voltage (IDS-VGS) characteristics of
the RGUC FET with different hins on both logarithmic
and linear scales. Figure 2b shows the comparisons of
subthreshold swings (SS) and ION/IOFF ratio of the
Table 1 Parameter selection for RGUC FET in TCAD simulation
Parameters Values
Body width (W) 6 nm
Vertical body thickness (tbv) 6 nm
Horizontal body thickness (tbh) 6 nm
Spacer thickness between S/D region (tsp) 0.5 to 4 nm
Vertical length of the gate (tgate) 8 to 16 nm
Gate oxide layer thickness (tox) 1 nm
Extension height of spacer between S/D
region (hex)
0 to 10 nm
Inner height of spacer in the recessed
region (hin)
3 to 10 nm
Doping concentration (ND) 1 × 10
17 cm−3 to 2 × 1018
cm−3
Drain-source voltage (VDS) 0 to 1.0 V
Gate-source voltage (VGS) 0.4 to 1.0 V
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RGUC FET with different hins. With the increase of hin,
the vertical path of the whole channel from source to
drain is continuously increased, then the shortest effect-
ive channel length increases gradually, and the
short-channel effect gradually weakens and is finally
eliminated. The SS can realize a nearly ideal value of 65
mV/dec for hin reaches 10 nm. The ION/IOFF ratio also
increases about 35 times for hin increases from 2 to 10
nm due to the continuously decreased SS. The
prolonged hin makes the distance of the shortest path
from source to drain increases from 6 to 22 nm, which
equals to 2 hin + tsp and is equivalent to the effective
channel length of the proposed structure. Figure 2c and
d show a 2-D electron concentration distribution in the
silicon body in off state for the device with 2 nm and
10 nm hin, respectively. For the case of 2 nm, the highest
electron concentration in the horizontal body region is
about 1012 cm−3 and the distance between source/drain
contact and the horizontal body region is very short.
Thereafter, the source/drain bias seriously affect the
electron distribution in the horizontal body region; the
solution is to prolong the vertical channel which keeps
the source/drain away from the horizontal body region.
For the case of 10 nm, in Fig. 2d, we can see that the
highest electron concentration in the horizontal body re-
gion is decreased down to 109 cm−3, and it makes a
more ideal fully depleted region for the off state which
brings much lower level of leakage current.
Figure 3a shows the comparisons of the IDS-VGS char-
acteristics of the RGUC FET with different tsps on both
logarithmic and linear scales. Figure 3b shows the
comparisons of subthreshold swings (SS) and ION/IOFF
a b
c d
Fig. 2 a The comparisons of the IDS-VGS characteristics of the RGUC FET with different hins on both logarithmic and linear scales. b The
comparisons of subthreshold swings (SS) and ION/IOFF ratio of the RGUC FET with different hins. c 2-D electron concentration distribution in the
silicon body in off state for the device with 2-nm hin. d 2-D electron concentration distribution in the silicon body in off state for the device with
10 nm hin




Fig. 3 (See legend on next page.)
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ratio of the RGUC FET with different tsps. With the
decrease of tsp, the distance between source and drain
contacts are continuously decreased too. The leakage
current is mainly induced by band-to-band tunneling
current. The tunneling probability is proportional to the
band bending which can be equivalent to the electric
field intensity in a certain point. The total tunneling
current is the sum of the tunneling current generated in
each point of the body region.
Figure 3c and Fig. 2d show a 2-D electric field distri-
bution in the silicon body in off state for the device with
2 nm and 0.5 nm tsp, respectively. For a larger spacer
thickness or a smaller drain-source voltage (VDS) bias,
the electric field intensity on the interface between the
spacer in the recessed region is not strong enough to
produce a large amount of leakage current. The stron-
gest electric field intensity appears near the interface
between the gate oxide and the vertical body part, which
is decided by VGD. However, if the source-to-drain dis-
tance is decreased to less than 1 nm (less than the gate
oxide thickness), the strongest field intensity appears
near the interface between the spacer in the recessed re-
gion and the two vertical body parts. It can be seen that
when tsp is less than 1 nm, for a larger VDS (0.5 V for ex-
ample), the leakage current is almost independent with
the gate bias and mainly decided by the VDS. The SS is
almost independent with tsp and maintains a nearly ideal
value of 65mV/dec for a hin = 10 nm case until tsp is less
than 2 nm. The ION/IOFF ratio maintains 10
8 till tsp = 2 nm
and is seriously degraded for tsp less than 2 nm due to the
leakage current increase induced by the strong electric
field appears near the interface between the spacer in the
recessed region and the two vertical body parts. The electric
field intensity of the silicon body in the body region is com-
prehensively enhanced for the 0.5 nm tsp case. Figure 3e
shows 2-D electron concentration distribution in the silicon
body in off state for the device with 0.5 nm tsp. Compared
with Fig. 2d, it is clearly seen that the electron concentration
in the horizontal body region is enlarged from 109 to 1010
cm−3. Besides, the dimension of 0.5 nm spacer thickness is
very close to a single-molecule layer, which may cause dam-
age of the insulation property of the spacer layer to some de-
gree. Due to the reason mentioned above, the tsp is
suggested to be 2 nm for high-integration and low-leakage
low-power consumption design.
Figure 4 shows the IDS-VDS of the proposed RGUC
FET with optimized structure under different.
VGS values, the SS of which is about 63 mV/dec, and
the ION/IOFF is 109 ~ 1010. The saturated current
increases as VGS increases.
Conclusions
A novel RGUC FET with high integration and high per-
formance is proposed in this paper, which presents
low-subthreshold swings and higher ION/IOFF ratio. The
distance between source/drain (S/D) contacts can be
reduced to 2 nm, with almost ideal characteristics such
as SS, reverse leakage current, and ION/IOFF ratio. All
the electrical properties are simulated with quantum
models to ensure more precise results.
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